Error Detecting Refreshment for Embedded DRAMs

نویسندگان

  • Sybille Hellebrand
  • Hans-Joachim Wunderlich
  • Alexander A. Ivaniuk
  • Yuri V. Klimets
  • Vyacheslav N. Yarmolik
چکیده

This paper presents a new technique for on-line consistency checking of embedded DRAMs. The basic idea is to use the periodic refresh operation for concurrently computing a test characteristic of the memory contents and compare it to a precomputed reference characteristic. Experiments show that the proposed technique significantly reduces the time between the occurrence of an error and its detection (error detection latency). It also achieves a very high error coverage at low hardware costs. Therefore it perfectly complements standard on-line checking approaches relying on error detecting codes, where the detection of certain types of errors is guaranteed, but only during READ operations accessing the erroneous data.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Efficient Online and Offline Testing of Embedded DRAMs

ÐThis paper presents an integrated approach for both built-in online and offline testing of embedded DRAMs. It is based on a new technique for output data compression which offers the same benefits as signature analysis during offline test, but also supports efficient online consistency checking. The initial fault-free memory contents are compressed to a reference characteristic and compared to...

متن کامل

Shape refreshment need metric for object-based resilient video coding

Although there are several techniques that video encoders may use to improve error resilience, it is largely recognized that intra coding refreshment plays a major role. This technique is especially useful for video encoders that rely on predictive (inter) coding to remove temporal redundancy because, in these conditions, the decoded quality can decay very rapidly due to error propagation if er...

متن کامل

Fault Models and Tests for a 2-Bit-per-Cell MLDRAM

capacity of monolithic dynamic randomaccess memories (DRAMs) has increased by six orders of magnitude through a combination of design innovations and improvements of existing technology.1,2 Design innovations include the folded bit-line cell array arrangement and compact, high-capacitance, threedimensional cell designs such as the stacked capacitor and trench capacitor cells. Technology improve...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1999